FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Synthesizable model of RAM

Eldad_Hadad
Beginner
149 Views

Hi,
I need a synthesizable model of "altsyncram" (Arria 10) and "altera_syncram" (Stratix 10) for Cadence JasperGold SEC.
Thanks

0 Kudos
1 Reply
SyafieqS
Moderator
105 Views

Hi Eldad,


You can use the altera_mf.v library located in the < Quartus® Prime installation directory>\eda\sim_lib directory. For VHDL, you must use the altera_mf.vhd library located in the < Quartus® Prime installation directory>\eda\sim_lib directory. The VHDL component declaration file is located in the altera_mf_components.vhd library in the <Quartus II installation directory>\eda\sim_lib directory.






Reply