TSE bug with ff_tx_mod = 3?

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

TSE bug with ff_tx_mod = 3?

893 Views

Hi, did anyone see a problem with the TSE ethernet core when ff_tx_mod = 3? I tested my design, it works fine for ff_tx_mod = 0, 1, 2 but not 3. tcpdump shows 1 or 2 bytes missing. I checked it on SignalTAP and all the signals of TX seem to be OK. Here is my configuration:

board: Cyclone IV GX starter kit

Protocol: UDP

Quartus version: 12.1

Thanks,

Mark

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.