FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6027 Discussions

TX_OUTCLOCK_PHASE_SHIFT in soft LVDS

KNaka47
Beginner
475 Views

I set "Desired transmitter outclock phase shift" of MAX10 soft LVDS setting as below,

// Retrieval info: <generic name = "FUNCTIONAL_MODE" value = "TX" />

// Retrieval info: <generic name = "USE_EXTERNAL_PLL_UI" value = "false" />

// Retrieval info: <generic name = "TX_OUTCLOCK_PHASE_SHIFT_UI" value = "49.29" />

 (The above are in the generated file)

.tx_outclock

.tx_out

No change was seen in the phase relationship.

Do I need to set anything else?

thankyou​

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
346 Views

Hi Kimi,

 

May i know have you tried to use the LVDS generated? is it working fine?

 

Thank You.

0 Kudos
Reply