FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Terasic Data Conversion AD/DA bandwidth

Altera_Forum
Honored Contributor II
‎03-14-2011 01:26 AM
1,129 Views

I am considering the following two daughter cards: 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=67&no=278&partno=1 

 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=73&no=360 

 

Both of these cards have balun transformers to couple differential and single-ended signals on both the DACs and ADCs. What is the attenuation for low-frequency signals? 

 

Also, where can I find the reference manual for "Highspeed AD/DC card" ? I only see a User Guide.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-14-2011 07:09 AM
198 Views

According to the mini-circuits transformer datasheet, the -3 dB cut-off frequency is 0.4 MHz. See http://www.alteraforum.com/forum/showthread.php?t=3304

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.