FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

Terasic Data Conversion AD/DA bandwidth

Altera_Forum
Honored Contributor II
1,049 Views

I am considering the following two daughter cards: 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=67&no=278&partno=1 

 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=73&no=360 

 

Both of these cards have balun transformers to couple differential and single-ended signals on both the DACs and ADCs. What is the attenuation for low-frequency signals? 

 

Also, where can I find the reference manual for "Highspeed AD/DC card" ? I only see a User Guide.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
118 Views

According to the mini-circuits transformer datasheet, the -3 dB cut-off frequency is 0.4 MHz. See http://www.alteraforum.com/forum/showthread.php?t=3304

Reply