FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5197 Discussions

Timing analyzing and constraint

AWu6
Beginner
249 Views

I'm a little confused about how timing constraint work while place and route. when we constraint some clock, how dose it lead or drive the tool place and route? And if there was some timing issue, such as negative slack, hot to fix it?

0 Kudos
1 Reply
Kenny_Tan
Moderator
141 Views

Timing constrain are base on how much clock constrain that you had input. For example, if you specify your clock constrain to be 400Mhz, it will try to place the logic as close as possible compare to 200Mhz.

 

For how to fix negative slack, you first need to understand how the theory behind the timing. You may refer to the below:

 

https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1115.html

 

Make sure you click on the follow on course so that you can fully understand the timing.

Reply