FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5408 Discussions

Timing violation TRDB_D5M_CD_v1.0 and DE_TV demos

Altera_Forum
Honored Contributor II
808 Views

Hello 

 

I has create a symbol with the toplevel from the 5 megapixel demo project TRDB_D5M_CD_v1.0 for DE2 Board. 

But when I insert the symbol in a block diagram and sets the Input/Output, after the synthese I have timing violation and the VGA-Monitor d'ont display a perfect image. 

The same problem I have with the video demo on the Terasic CD DE2_TV. 

 

In the attachment you find the two demo project, could you try on your system? Maybe your found the problem.... 

 

For any tips I thanks....
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
106 Views

I am having similar problems, the design compiles but fails several timing analysis tests. Has anyone solved these problems?

Reply