FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Triple Speed Ethernet Core PHY Issue

Altera_Forum
Honored Contributor II
‎10-19-2009 07:46 AM
903 Views

Hi,  

 

Now I'm doing Triple speed Ethernet core in DE2 board. But I found a problem that can not connect to PHY interface. Does any one know how to connect?  

 

Thank in advance
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-19-2009 08:57 AM
221 Views

The DE2 doesn't have a PHY chip and can't be used with the Triple Speed Ethernet core. It has a Davicom DM9000A Fast Ethernet controller chip that has a different interface to the CPU.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-19-2009 10:20 PM
221 Views

ok, thank a lot

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.