FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6125 Discussions

Typo in Quartus Pro v19.1

DZuck1
Novice
‎01-28-2020 04:42 PM
548 Views

Hi,

 

In Quartus Pro v19.1, when selecting a clock in SignalTap and you choose a post fitting clock you get an error message. The error message tells you to chose a pre-synthesis clock. It should tell you to choose a pre-synthesis clock.

 

See the attached screenshot.

Preview file
6 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.