FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

Unable to build Golden Top for Arria 10 SoC dev kit.

Altera_Forum
Honored Contributor II
863 Views

I am trying to build the latest golden_top from /arria10_10as066n3f40_soc_v15.1.2/examples/golden_top/PRD/golden_top for my Arria10 SoC dev kit. However, it fails during place and route. 

 

 

Here are the errors I'm receiving: 

 

Error (12342): Can't turn on open-drain option for differential I/O pin DP_AUX_CH_N 

Error (12342): Can't turn on open-drain option for differential I/O pin DP_AUX_CH_P 

 

 

I'm not sure why I would get this error on a reference design, nor am I quite sure of what, if anything I can/should do about it. 

 

Help would be appreciated. 

 

Dave
0 Kudos
0 Replies
Reply