Unable to build Golden Top for Arria 10 SoC dev kit.

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Unable to build Golden Top for Arria 10 SoC dev kit.

1,176 Views

I am trying to build the latest golden_top from /arria10_10as066n3f40_soc_v15.1.2/examples/golden_top/PRD/golden_top for my Arria10 SoC dev kit. However, it fails during place and route.

Here are the errors I'm receiving:

Error (12342): Can't turn on open-drain option for differential I/O pin DP_AUX_CH_N

Error (12342): Can't turn on open-drain option for differential I/O pin DP_AUX_CH_P

I'm not sure why I would get this error on a reference design, nor am I quite sure of what, if anything I can/should do about it.

Help would be appreciated.

Dave

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.