FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Unable to ping ethernet port Cycone V SOC development board

shuy
Beginner
454 Views

Hello support

I not able to ping the ethernet port through FPGA.

I followed the steps in this link https://rocketboards.org/foswiki/Projects/AlteraSoCTripleSpeedEthernetDesignExample

However, I am not able to ping the ethernet. I can run the application successfully when using the original design. when I upgraded Quartus to 18.1, I cannot.

Please advice..

 

0 Kudos
1 Solution
Fawaz_J_Intel
Employee
196 Views

Hello,

This design was tested on board and running.

Since you mentioned you did upgrade it to 18.1, did you check the timing closure? there might be timing issue that prevents the ethernet from running.

 

Please let me know if you need further assistance.

View solution in original post

2 Replies
Fawaz_J_Intel
Employee
197 Views

Hello,

This design was tested on board and running.

Since you mentioned you did upgrade it to 18.1, did you check the timing closure? there might be timing issue that prevents the ethernet from running.

 

Please let me know if you need further assistance.

shuy
Beginner
196 Views

There was an issue with timing, I am still working on it,

Anyhow, thank you for your guidance, without it, I might spend lots of time without noticing this timing issue,

 

Reply