FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5929 Discussions

Unable to program EPSQ1024 on Altera Arria 10 Soc Dev Kit using Quartus Programmer

Altera_Forum
Honored Contributor II
‎10-19-2016 06:37 PM
1,092 Views

I'm stumped. 

 

I've been tying to program an FPGA configuration into the EPSQ1024 on an Altera Arria 10 Soc Development Kit (10AS066N3F40E2SGE2 silicon). I've tried setting Switch 4 to both 011 (Fast ASx4 configuration) and 010 (Standard ASx4 configuration). The .sof has been successfully used to config the FPGA via JTAG, but the .jic is unsuccessful with the config of the Factory default SFL image always failing at 95%. 

 

I have also tried to simply do a Blank-Check of the EPSQ1024 device without my .jic file in the JTAG chain configuration and they always fail at exactly 95% loading the Factory default SFL image. 

 

I have tried every 10AS066N3... variant as the target FPGA (I believe it should be 10AS066N3E2, but I'm not completely positive) and the Factory default SFL image either fails at 95% or fails to start. (Screenshot of Quartus Programmer window attached). 

 

Has anyone been successful programming an FPGA image into the Arria 10 Soc Dev Kit's EPSQ device? 

 

Thanks, 

Klinker
Preview file
20 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.