Using SDRAM in TRDB-D5M demonstration

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Using SDRAM in TRDB-D5M demonstration

871 Views

Hello,

I have got a question about operating of the demonstration program for the TRDB-D5M.

I'm using DE-115, which has two SDRAM modules. During working, the camera writes data to both of these modules simultaneously. So I can not understand how this data is displayed on the monitor properly.

Whould explain the video data path from CMOS to VGA?

P.S. Are there any megafunctions in Quartus to communicate with such SDRAMs, cause I've found only for DDRs?

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.