- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Verification steps:-
1. Component level found only resistance lower than known good unit.
2. FPGA fail on module level with symptom OSC loopback fail, during circuit pack test, the optical service channel loss of frame error was raised. The FPGA (U42) is the OSC FPGA on the circuit board.
3. There is a loss of frame alarm happen when running system test which the module which use these FPGAs. This kind of alarm related to the signal from OSC FPGA
So , we would like to send two sample of d/c 1831 to INTEL for further investigation.
We are also atttached with the compete ALTERA/INTEL FAR form for your reference
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
This is Intel support agent.
Typical FA support process in Intel forum is via private message to protect customer design confidentiality.
I will initiate the private message discussion with you shortly.
Thanks.
Regards,
Intel Support Agent
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page