FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

What IO standard would be used for reference clock?

BQi
Beginner
226 Views

Cyclone V GX,

xvr is 1.2v LVPECL

what IO standard would be used the ref clk ? 2.5v lvds or 1.2v lvpecl?

0 Kudos
1 Reply
CheePin_C_Intel
Employee
117 Views

Hi,

 

As I understand it, you have some inquiries on the support IO standard for CV XCVR refclk. For your information, you can choose either of 1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL, and LVDS IO standards. You may refer to the CV device datasheet -> "Reference Clock Specifications for GX, GT, SX, and ST Devices" section for more details.

 

Note that you can use HCSL only for PCIe application.

 

Please let me know if there is any concern. Thank you.

 

 

Best regards,

Chee Pin

Reply