FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

What are the minimum data rates supported by XCVR for e-tile and h-tile Stratix10 devices?

DXu2
Partner
325 Views

1 What are the minimum data rates supported by XCVR for e-tile and h-tile Stratix10 devices?

2 Is the minimum data rate related to the device speed level?

3 The minimum data rate of the customer is only 500M. How to achieve this with XCVR?Is there a relevant DEMO?​

0 Kudos
1 Reply
CheePin_C_Intel
Employee
204 Views

Hi,

As I understand it, you have some inquiries related to the minimum data rate supported by S10 XCVR. Please see my responses as following:

 

Q1:

For your information, the minimum data rate supported by e tile and h tile is 1Gbps.

 

Q2:

The minimum date rate has no dependency on the device speed grade.

 

Q3:

For data rate lower than 1Gbps, our customer would need to implement oversampling logic on their own. Currently there is no specific example design on this. Sorry for the inconvenience.

0 Kudos
Reply