- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am using Cyclone V GT board, My RTL needs to have multiple stages and nested if else loops. But I intend to reach a Frequency of 200 MHz.
Currently I have my design running at 140Mhz.
I use a single clock for the module.
What are the main points / solution to keep in mind while improving frequency of the design.
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
you may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an584.pdf page 18
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can also check out this online training and other related trainings:
https://www.intel.com/content/www/us/en/programmable/support/training/course/ohdl1130.html
#iwork4intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for the reply.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page