Community
cancel
Showing results for 
Search instead for 
Did you mean: 
ARey0
Beginner
234 Views

What is the difference of stability between reference clock and output clocks in a PLL?

Hello

 

In my project I need a frequency of 250 MHz and ±10ppm of stability as minimum, also I need two of this frequencies with 90 degrees between them.

 

I have thought to use a PLL with a reference clock of 25 MHz and ±10ppm to generate both frequencies. Hence I have some question:

 

  • Has a PLL the same stability as the reference clock, in this case, ±10 ppm as minimum?
  • In other words, what is the difference of stability between reference clock and output clocks?

 

I am interested especially in the long term stability.

 

THANKS😀

0 Kudos
1 Reply
JonWay_C_Intel
Employee
36 Views

Hi @ARey0​ 

 

Lets take a datasheet for easy explanation: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-v/stx5_53001.pdf (Table 31).

 

For reference clock, the PLL need a stable reference clock. See tINCCJ. 250MHz vs 25Mhz has different sets of requirement.

For output clocks, refer to the the dedicated output clock spec, tOUTxxx

 

The PLL has been validated to behave as the spec, i.e. as long as you can provide the PLL with the tINCCJ, you can expect the tOUTxxx as specified.