Community
cancel
Showing results for 
Search instead for 
Did you mean: 
RLi1
Partner
197 Views

What is the minimum pulse width that our Arria10 FPGA internal logic and IO can support?Are Register's set and reset signals independent or separate

What is the minimum pulse width that our Arria10 FPGA internal logic and IO can support?Are Register's set and reset signals independent or separate

0 Kudos
1 Reply
75 Views

I am sorry, I just realise i missed your question

Can I explain your question please ?

Reply