FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

What is the minimum pulse width that our Arria10 FPGA internal logic and IO can support?Are Register's set and reset signals independent or separate

RLi1
Partner
278 Views

What is the minimum pulse width that our Arria10 FPGA internal logic and IO can support?Are Register's set and reset signals independent or separate

0 Kudos
1 Reply
SreekumarR_G_Intel
156 Views

I am sorry, I just realise i missed your question

Can I explain your question please ?

Reply