FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4953 Discussions

What is the pin placement tolerance of the pin (e.g. PQFP Altera devices) when it moves towards other pin? Please see attached file for reference

JDocl
Beginner
405 Views

Please see attached file for reference

0 Kudos
3 Replies
AnandRaj_S_Intel
Employee
108 Views

Hi,

 

As per your package details, the document below links to JEDEC Outline Reference based on pin counts.

You can find the tolerance value from the same.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/pkgds.pdf

 

100-Pin Plastic Quad Flat Pack (PQFP)—Wire Bond  refer to MS-022 Variation: GC-1

160-Pin Plastic Quad Flat Pack (PQFP)—Wire Bond  refer to MS-022 Variation: DD-1

208-Pin Plastic Quad Flat Pack (PQFP)—Wire Bond  refer to MS-029 Variation: FA-1

240-Pin Plastic Quad Flat Pack (PQFP)—Wire Bond  refer to MS-029 Variation: GA

Attached the documents.

 

Regards

Anand

 

AnandRaj_S_Intel
Employee
108 Views
JDocl
Beginner
108 Views
Reply