FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5159 Discussions

What is the state of GPIOs of Max10 during bootup? Are they high? How much time is required to boot Max10 from internal UFM/CFM?

HUl_H
Beginner
302 Views

My IOs are pulled down in logic. But when I bootup the Max10 I see a pulse on these IOs ? What is the state of output IOs during the bootup? Can I reduce this time? ​

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
117 Views

Hi Haseeb,

 

The IO is in tri-state mode during configuration.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf (Page 28)

 

The configuration time cannot be reduced and it is depending on the size of bitstream.

 

Thank You

Reply