FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5158 Discussions

Whether single port IO and LVDS can be in the same bank in S10?

TGao
Beginner
188 Views

Hi Sir/Madam

 

Whether single port IO and LVDS can be in the same bank in S10?

 

Ted.Gao

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
97 Views

HI Ted ,

Depends up on the IO standard you can use single ended or LVDS. Kindly find IO standard support reference from the page no: 9 of the below document

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-gpio.p...

Rahul_S_Intel1
Employee
97 Views

Hi ,

Kindly let me know if you need further assistance

TGao
Beginner
97 Views
Hi Rahuls, No more questions. Thanks
Reply