Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
I am attempting to build a project for the A10 soc development kit, and it fails and shows errors about not valid VHDL/verilog identifiers. Please see the attached screenshot.
May I know which edition and version of the software you are using? Kindly share the testcase for investigation.
Do you have any updates?
For more complete information about compiler optimizations, see our Optimization Notice.