FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5281 Discussions

Why the SOF file fail to be programmed to FPGA with NIOS Design

CMetn
Beginner
448 Views

Hi,

This isn't the first time to program an FPGA. and it fail while downloading the sof file. without adding the NIOS design was working fine. Can you explain to me why, If you can....

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
157 Views

Hi,

Can you please check the JTAG configurations. mainly I am suspecting the JTAg speed.

And also check the cable you are using, if everything is correct. I am open to review your design if you are welling to share with us (Screen shots are just fine)

Regards,

Reply