FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5694 Discussions

Why the SOF file fail to be programmed to FPGA with NIOS Design

CMetn
Beginner
‎10-09-2019 03:40 PM
535 Views

Hi,

This isn't the first time to program an FPGA. and it fail while downloading the sof file. without adding the NIOS design was working fine. Can you explain to me why, If you can....

0 Kudos

Link Copied

1 Reply
Ahmed_H_Intel1
Employee
‎10-14-2019 02:06 AM
244 Views

Hi,

Can you please check the JTAG configurations. mainly I am suspecting the JTAg speed.

And also check the cable you are using, if everything is correct. I am open to review your design if you are welling to share with us (Screen shots are just fine)

Regards,

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.