- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone,
I accounted one problem when I use true and emulated lvds tx at the same time. For Arria V GX FPGA, I use the same lvds_tx ip for Emulated and True lvds tx which serial factor is 2, and Emulated lvds tx has one additional altiobuf ip compared to True lvds tx. In addition, the Emulated IO standard is LVDS_E_3R, True lvds IO standard is LVDS. When I view wave of the pin of Emulated tx and the pin of True tx, I find that the wave of Emulated tx will better than True tx , and the wave of True tx more likes noise, hardly see the waveform as a differential signal. It's so strange. Can anyone give some suggestion?
Thanks,
Lambert
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The problem is that Emulated and True tx should use the same I/O standard ----- LVDS_E_3R.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The problem is that Emulated and True tx should use the same I/O standard ----- LVDS_E_3R.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for the acknowledgment and sharing the solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi RSree,
The above solution is wrong, because I don't insert terminating resistor when I monitor the lvds wave on the true lvds I/O, so it's okay to use lvds standard for the true lvds I/O interface.
Lambert
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
it's okay to use lvds standard for the true lvds I/O interface. - okay fine

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page