FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5159 Discussions

Will the weak pull ups on I/O prior to configuration damage other unpowered ICs it is connected to?

RDiva
Novice
507 Views

I am designing a cyclone IV device connecting to an ARM processor and DSP. On power up, there is some finite time before the ARM processor would configure the FPGA through passive serial method. The DSP has some signals wired to the FPGA. The DSP may remain in powered down mode until the FPGA is configured. Since the DSP I/O voltages aren't up and because the FPGA I/Os are in weak pull up state prior to configuration, can it damage the DSP pins? Or are weak pull-ups almost synonymous to tristate?

0 Kudos
3 Replies
SreekumarR_G_Intel
164 Views

Hello , I think i already replied to your message ..iam not sure why it is show up in the message window...

anyway ...It depends on the design ; Can you tell me how i can help u for the same ?

 

Thank you ,

 

Regards,

Sree

RDiva
Novice
164 Views

I am not sure either. This was answered long back by someone else. I am good on it.

Divakar

SreekumarR_G_Intel
164 Views

Ok thank you much

 

Regards,

Sree

Reply