FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5281 Discussions

altera modelsim, I am using a Cyclon v with quartus 13.1. under windows 10. In the simulation pll clock output, lock are undefined status after reset. maurizio stefani

mstef1
Beginner
441 Views
 
0 Kudos
1 Reply
Rahul_S_Intel1
Employee
155 Views

Hi ,

I tried on 13.1 the PLL simulation is working, can you please try to make a standalone pll and try the simulation.

Reply