FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

an 690 error upgrade IP

Altera_Forum
Honored Contributor II
‎11-12-2015 12:10 AM
1,205 Views

Hi, 

 

I am trying to use the example AN690. I want to use PCIe with DMA for Stratix V. I tried to run the example on quartus v14.1 but it gives me a warning to upgrade IP components. When I perform the automatic upgrade, it fails to upgrade the file pcie_lib/top/synthesis/top.qip through command line. When I upgrade it in qsys, it shows that all IP cores are already upgraded. But the design does not compile in the end as there is still some problem realted to upgrading IP components. Please help. I have attached a screenshot.
Preview file
21 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-16-2015 03:15 AM
220 Views

You can try to use the same Quartus II version as the design example to avoid any incompatibility issue. From 13.1 to 14.0, there are significant changes in some of the IP cores from megawizard to IP editor. Not sure if this will cause the issue that you are seeing.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.