FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

arbitration of interconnect

CHung
Novice
306 Views

Hi,

In figure 45 of below website, there are some arbiters.

https://www.intel.com/content/www/us/en/programmable/documentation/jrw1529444674987.html

I'm not familiar with Quartus IP, and cannot find the arbiter in Quartus IP Catalog.

How to generate the arbiter when we have multiple master?

And is there any parameters to adjust the arbitration algorithm?

e.g. round-robin or some master has high priority.

 

Thanks.

0 Kudos
2 Replies
RichardTanSY_Intel
142 Views

When multiple masters contend for access to a slave, Platform Designer automatically inserts arbitration logic, which grants access in fairness-based, round-robin order. You can alternatively choose to designate a slave as a fixed priority arbitration slave, and then manually assign priorities in the Platform Designer GUI.

 

Reference: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-platform-designer...

 

You can also check Figure 86 on 'Arbitration Shares in the Connection Column'.

CHung
Novice
142 Views
Reply