FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

arbitration of interconnect

CHung
Novice
390 Views

Hi,

In figure 45 of below website, there are some arbiters.

https://www.intel.com/content/www/us/en/programmable/documentation/jrw1529444674987.html

I'm not familiar with Quartus IP, and cannot find the arbiter in Quartus IP Catalog.

How to generate the arbiter when we have multiple master?

And is there any parameters to adjust the arbitration algorithm?

e.g. round-robin or some master has high priority.

 

Thanks.

0 Kudos
2 Replies
RichardTanSY_Intel
226 Views

When multiple masters contend for access to a slave, Platform Designer automatically inserts arbitration logic, which grants access in fairness-based, round-robin order. You can alternatively choose to designate a slave as a fixed priority arbitration slave, and then manually assign priorities in the Platform Designer GUI.

 

Reference: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-platform-designer.pdf#page=136

 

You can also check Figure 86 on 'Arbitration Shares in the Connection Column'.

0 Kudos
CHung
Novice
226 Views
0 Kudos
Reply