FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Discussions

Post a question

How to build .sof file for Arria 10 fpga dev kit - engineering sample

by on Latest post on by

3 Replies 765 Views

765

Hi, My customer has some DDR questions about S10 DX DK as below. we cannot find in any documents. Please help，thank you！

by on Latest post on by

1 Reply 309 Views

309

Hello. Any verilog example to write-read-erase(previous write location)-write back(the erase location)-read back to MAX10 UFM flash memory ? Able to w...

by on Latest post on by

1 Reply 482 Views

482

Board description files and examples for developing for Intel PAC D5005 with Quartus Prime Pro

by on Latest post on by

1 Reply 594 Views

594

SignalTap -> default Triggering Conditions

by on Latest post on by

1 Reply 423 Views

423

What does the parallel interface between the onboard USB-Blaster and the FPGA do?

by on Latest post on by

1 Reply 591 Views

591

issue with A10 GSRD v17.1 (A10 SOC FPGA) Error "couldn't calibrate SDRAM"

by on Latest post on by

3 Replies 675 Views

675

Hi I need to draw a picture with the NIOS II on the DE 10 Nano Board through HDMI onto an ordanary screen. Has someone an idea how to communicate wit...

by on Latest post on by

1 Reply 384 Views

384

working with cyclone 2 starter kit, can't create nios2 processor with quartus13.0sp1

by on Latest post on by

2 Replies 522 Views

522

Is there a license free transceiver PHY for Arria10 GX?

by on Latest post on by

1 Reply 424 Views

424

I'm trying to create a jic file for the CycloneV SOC dev kit. The 'Convert Programming File' doesn't have the correct device available.

by on Latest post on by

5 Replies 649 Views

649

I want to simplify the design of the MAX10 NEEK development board, so I need the PCB engineering documents of the MAX10 NEEK development board, but on...

by on Latest post on by

4 Replies 904 Views

904

DE10-Nano 1 Mega Baud Serial Transmission using UART

by on Latest post on by

11 Replies 3549 Views

3549

Quartus 19.3 does not recognize reset sync blocks

by on Latest post on by

6 Replies 855 Views

855

can't config Arria 10

by on Latest post on by

15 Replies 1234 Views

1234

Popular Discussions

Ethernet access via FPGA in DE10 nano board

0 8

Stratix 10 Devices SoC or not?

0 4

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

Re: Ethernet access via FPGA in DE10 nano board

Re: DE1-SoC board outline?

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

How to build .sof file for Arria 10 fpga dev kit - engineering sample

Hi, My customer has some DDR questions about S10 DX DK as below. we cannot find in any documents. Please help，thank you！

Hello. Any verilog example to write-read-erase(previous write location)-write back(the erase location)-read back to MAX10 UFM flash memory ? Able to w...

Board description files and examples for developing for Intel PAC D5005 with Quartus Prime Pro

SignalTap -> default Triggering Conditions

What does the parallel interface between the onboard USB-Blaster and the FPGA do?

issue with A10 GSRD v17.1 (A10 SOC FPGA) Error "couldn't calibrate SDRAM"

Hi I need to draw a picture with the NIOS II on the DE 10 Nano Board through HDMI onto an ordanary screen. Has someone an idea how to communicate wit...

working with cyclone 2 starter kit, can't create nios2 processor with quartus13.0sp1

Is there a license free transceiver PHY for Arria10 GX?

I'm trying to create a jic file for the CycloneV SOC dev kit. The 'Convert Programming File' doesn't have the correct device available.

I want to simplify the design of the MAX10 NEEK development board, so I need the PCB engineering documents of the MAX10 NEEK development board, but on...

DE10-Nano 1 Mega Baud Serial Transmission using UART

Quartus 19.3 does not recognize reset sync blocks

can't config Arria 10

Featured Content

Ethernet access via FPGA in DE10 nano board

Nios to FPGA Avalon-MM

Stratix 10 Devices SoC or not?

Re: Ethernet access via FPGA in DE10 nano board

Re: clocking GPIO

Re: DE1-SoC board outline?