FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

RF Receiver + DSP

DE2-115/tPad and RS-232

simple push button app

DE0 SDRAM Access

DE2-115 Red LED Error

TerASIC DE2-115 and Custom FPGA Component

Frequency supported by THDB_ADA of Terasic

DE4 Clock (PLL) output port (SMA connector)

Selling 1-year old dev kit DE2-115 (Terasic) + HSMC-DVI

HSMC and Cyclone III EP3C25 Starter Board

Cyclone III starter kit with HSMC data conversion board(SLS): D/A-problem

NEEK nios II--Output video--

Best way to learn from Cyclone II DE1 Kit

Selling Custom FPGA

In-System Memory Content Editor - Export Data

Featured Content

convert avalon bus to AXI4-Lite

Cyclone 10 LP Evaluation Kit Pinout issue

Building DDR controller Example Design - Component DDR over Agilex board

Re: Issue for PL-USB-BLASTER-RCN

Building DDR controller Example Design - Component DDR over Agilex board

Re: Cyclone 10 LP Evaluation Kit Pinout issue

Re: Cyclone 10 LP Evaluation Kit Pinout issue

Re: Cyclone 10 LP Evaluation Kit Pinout issue