FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

alt_avalon_sgdma_construct_mem_to_mem_desc()

Cyclone III LVDS clocking

result=alt_avalon_sgdma_do_async_transfer(sgdma_sd ram, &desc[0])

Advice on using DVB-ASI interface & assigning Differential pins on Cyclone 4 Dev kit.

stratix IV user configuration problems

How implement USB communication in Cyclone III FPGA Development Kit

DE2-70 with Carmera (VGA resolution)

Stratix III DevKit(EP3SL150F1152C2) with Ethernet

about DMA transmition

Configuration- Status LED

No Board Test System available for A2GX Devkit under Quartus 10.1

HSMC LVDS pin direction.

DE2 Karaok Demonstration - Retrieve Sound Data

U-boot for NIOS-II Cyclone-III (EP3C40F780I7)- compilation error

force Marvell 8E1111 PHY to 100MB on Cyclone III dev. Board

Featured Content

EMIF Location constraint error

Programming SOF file for CXL/PCIe IP in DK-DEV-AGI027-RA

Agilex 7 FPGA Short-Circuited Without Physical Damage – Need Guidance