FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

driving seven segment user display

Flashing a NIOS II DevKit with Stratix II EP2S60

DE2: Sound IC (WM8731)

DE2: USB examples

My NEEK (3C25) is resetting

Using expansion header

DK-MAXII-1270N Factory Image

alt_jtaglib.dll

Cyclone III Starter Kit - USB Communication

Cyclone IV PCIe Kit Reference Designs

where I can find the schematic file for DE3?

I/O Standard with DDR3

External JTAG port on DK-DSP-3C120 - EthernetBlaster

Problems with altera_reserved_tck

DE3 peak performance of data transfer for IO devices

Featured Content

convert avalon bus to AXI4-Lite

Cyclone 10 LP Evaluation Kit Pinout issue

Building DDR controller Example Design - Component DDR over Agilex board

Re: Issue for PL-USB-BLASTER-RCN

Building DDR controller Example Design - Component DDR over Agilex board

Re: Cyclone 10 LP Evaluation Kit Pinout issue

Re: Cyclone 10 LP Evaluation Kit Pinout issue

Re: Cyclone 10 LP Evaluation Kit Pinout issue