FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

DE3 - HSMC connector layout

ADC component in DSP dev. kits

Trouble loading User design to FPGA

DDR2/DDR3 SDRAM power decoupling circuitry design

Need help with ADC module on MAXII development

Someone pleaseeeeeeeeee help with my Altera Max II development kit

DDR2 SDRAM termination

Need help with Altera Max II development kit

DDR2-SDRAM on Cyclone III DSP Kit (no NIOS)

Stratix EP1S25 DSP dev board examples

How high frequency can DE2 board reach?

Beginner --

Qpsk Modem

writing/reading sram with cyclone3 in vhdl

SRAM speed on Cyclone III Dev Board

Featured Content

fgpa pins to use the LED in the devkit AGilex 7 f tile I series AGIB027R31B1E1VB

why does the jtag of Agilex™ 7 FPGA I-Series TransceiverSoC Development Kit recognize the wrongFPGA

Programming SOF file for CXL/PCIe IP in DK-DEV-AGI027-RA

Re: Critical Warning while generating SOF file for CXLtype 3 example design

Re: Question related to clock resource on Stratix V GX evaluation board

Re: Question related to clock resource on Stratix V GX evaluation board

Re: USB Blaster III VID/PID codes and documenation