FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

Writing Control Panel on PC

To run simple socket server program on NIOS II, stratixII Dev kit

TSE on Stratix III dev. kit - cant fit rx_clk

SDRAM PLL phase adjustment DE2-70

Off Chip Memory Issue (DSP Dev board)

Dev board with rs232 comm...other than DE2 higher

Dev Board and IP recomendation..Pls Help.

FPGA Newbie with a DE3 Board trying to use hyperterminal

DM9000A of DE2_NET doesn't even intialize in Quartus 9.0

Generate SOF file

how to using USB (CY7C68013) with Cyclone III

Compiled SOF file doesn't work with Linux reference design for 3c120

Who can test my code on a Stratix III developmentboard

FPGA board with 2 EP4S530/340/820

Auido core altera de1 board

Featured Content

Altera USB Blaster III LEDs usage

MAXII CPLD ADDRESS GENERATION GLITCHES

Arria 10 GX Dev Kit PCIe HIP root port PERST connection problem

Re: Altera USB Blaster III LEDs usage

Re: Altera USB Blaster III LEDs usage

Re: MAX 10 FPGA - 10M16SAU169A7G

IC FPGA - EP4CE40F23C8N -Urgent

Re: USB Blaster Download cable_Timing Specification