- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
For Arria10 FPGA I'm providing multiple clocks for my interfaces (SERDES, PCie,etc) from the programmable clock oscillator. Is there any layout guidelines to place and route the clock IC to FPGA!!!.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there
You can refer to pin connection guideline and pinout file for guideline:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/arria-10/pcg-01017.pdf
https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html?1

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page