FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5286 Discussions

cyclone III starter board DDR-SDRAM

Altera_Forum
Honored Contributor II
812 Views

I am using the cyclone III starter board. I am trying to implement DDR-SDRAM with the Nios II processor. Once I developed the system with all  

required components, I compiled the SOPC and added the processor system as a block in the block diagram file. Then I ran the analysis and elaboration. It shows that there are several unconnected pins. 

 

1. How can I connect the correct pins because they do not exactly correspond with the pins given in the user manual of the board.  

2. How can I set the timer for DDR-SDRAM in Nios. 

3. If possible can someone give me a reference to a working exampe with the same.  

 

Please answer what ever you can. Thanks in advance.
0 Kudos
0 Replies
Reply