FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5282 Discussions

cyclone V sockit parallel lvds termination

Altera_Forum
Honored Contributor II
890 Views

hello all, 

can anyone provide me some information regarding the parallel LVDS input interface termination on cyclone V SoCkit?  

Information like what should be the I/O termination and how to interface using hsmc connector for clock input. 

thanks.
0 Kudos
0 Replies
Reply