FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6031 Discussions

cyclone V sockit parallel lvds termination

Altera_Forum
Honored Contributor II
1,012 Views

hello all, 

can anyone provide me some information regarding the parallel LVDS input interface termination on cyclone V SoCkit?  

Information like what should be the I/O termination and how to interface using hsmc connector for clock input. 

thanks.
0 Kudos
0 Replies
Reply