FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

cyclone v flashing issue with EPCQ256 and QSPI

KRedd2
Beginner
1,284 Views

Hi, I am using cyclone v device(5CSEMA4U23A7). 

I am trying two methods for flash.

1)     When i am trying to flash using EPCQ256N(EPCQ256SI16N) i am getting below error: 

Procedure followed to flash 

Active Serial Configuration via JTAG - YouTube 

 

Info (209060): Started Programmer operation at Fri Sep 07 11:49:45 2018

Info (209016): Configuring device index 2

Info (209017): Device 2 contains JTAG ID code 0x02D020DD

Info (209007): Configuration succeeded -- 1 device(s) configured

Info (209011): Successfully performed operation(s)

Info (209061): Ended Programmer operation at Fri Sep 07 11:49:47 2018

Info (210033): Memory Map File output_files/output_file.map contains memory usage information for file output_files/output_file.jic

Info (209060): Started Programmer operation at Fri Sep 07 11:50:48 2018

Info (209016): Configuring device index 2

Info (209017): Device 2 contains JTAG ID code 0x02D020DD

Info (209007): Configuration succeeded -- 1 device(s) configured

Info (209018): Device 2 silicon ID is 0x19

Info (209044): Erasing ASP configuration device(s)

Info (209023): Programming device(s)

Info (209011): Successfully performed operation(s)

Info (209061): Ended Programmer operation at Fri Sep 07 11:52:38 2018

Info (209060): Started Programmer operation at Fri Sep 07 11:58:38 2018

Error (209015): Can't configure device. Expected JTAG ID code 0x02D020DD for device 2, but found JTAG ID code 0x02D010DD. Make sure the location of the target device on the circuit board matches the device's location in the device chain in the Chain Description File (.cdf).

Error (209012): Operation failed

Info (209061): Ended Programmer operation at Fri Sep 07 11:58:38 2018

Info (209060): Started Programmer operation at Fri Sep 07 11:59:05 2018

Info (209016): Configuring device index 2

Info (209017): Device 2 contains JTAG ID code 0x02D010DD

Info (209007): Configuration succeeded -- 1 device(s) configured

Error (209025): Can't recognize silicon ID for device 2. A device's silicon ID is different from its JTAG ID. Verify that all cables are securely connected, select a different device, or check the power on the target system. Make sure the device pins are connected and configured correctly.

Error (209012): Operation failed

Info (209061): Ended Programmer operation at Fri Sep 07 11:59:14 2018

Info (210098): Active Serial/Parallel mode CONF_DONE pin error check is disabled

Info (210033): Memory Map File output_files/output_file.map contains memory usage information for file output_files/output_file.jic

Info (209060): Started Programmer operation at Fri Sep 07 12:06:28 2018

Info (209016): Configuring device index 2

Info (209017): Device 2 contains JTAG ID code 0x02D010DD

Info (209007): Configuration succeeded -- 1 device(s) configured

Error (209025): Can't recognize silicon ID for device 2. A device's silicon ID is different from its JTAG ID. Verify that all cables are securely connected, select a different device, or check the power on the target system. Make sure the device pins are connected and configured correctly.

Error (209012): Operation failed

Info (209061): Ended Programmer operation at Fri Sep 07 12:06:37 2018

 

2)     When i am trying to flash using QSPI(MT25QL512ABB8ESF) i am getting below error observed in serial port: 

I am using FPPx16 MSEL settings for loading FPGA from HPS.

Procedure followed to flash 

https://rocketboards.org/foswiki/Documentation/GSRD131ProgrammingFPGA 

 

U-Boot SPL 2013.01.01 (Sep 12 2018 - 16:22:55)

BOARD : Altera SOCFPGA Cyclone V Board

CLOCK: EOSC1 clock 25000 KHz

CLOCK: EOSC2 clock 25000 KHz

CLOCK: F2S_SDR_REF clock 0 KHz

CLOCK: F2S_PER_REF clock 0 KHz

CLOCK: MPU clock 700 MHz

CLOCK: DDR clock 80 MHz

CLOCK: UART clock 100000 KHz

CLOCK: MMC clock 50000 KHz

CLOCK: QSPI clock 350000 KHz

RESET: COLD

SDRAM: Initializing MMR registers

SDRAM: Calibrating PHY

SEQ.C: Preparing to start memory calibration

SEQ.C: CALIBRATION PASSED

SDRAM: 1024 MiB

FPGA : Programming FPGA

SF: Read data capture delay calibrated to 3 (0 - 6)

SF: Detected N25Q512 with page size 65536, total: 67108864

FPGA: Poll CD failed with error code -4

### ERROR ### Please RESET the board ###

 

 

 

U-Boot SPL 2013.01.01 (Sep 10 2018 - 16:44:48)

BOARD : Altera SOCFPGA Cyclone V Board

CLOCK: EOSC1 clock 25000 KHz

CLOCK: EOSC2 clock 25000 KHz

CLOCK: F2S_SDR_REF clock 0 KHz

CLOCK: F2S_PER_REF clock 0 KHz

CLOCK: MPU clock 700 MHz

CLOCK: DDR clock 80 MHz

CLOCK: UART clock 100000 KHz

CLOCK: MMC clock 50000 KHz

CLOCK: QSPI clock 350000 KHz

RESET: COLD

SDRAM: Initializing MMR registers

SDRAM: Calibrating PHY

SEQ.C: Preparing to start memory calibration

SEQ.C: CALIBRATION PASSED

SDRAM: 1024 MiB

FPGA : Programming FPGA

SF: Read data capture delay calibrated to 3 (0 - 6)

SF: Detected N25Q512 with page size 65536, total: 67108864

FPGA: Poll usermode failed with error code -8

### ERROR ### Please RESET the board ###

 

0 Kudos
1 Reply
ShafiqY_Intel
Employee
436 Views

Hi,

 

For your 1st EPCQ256N error:

Usually for Error (209025) problem can be cause by one or more of following condition:

  • MSEL pins are not set for Active Serial (AS) configuration.
  • Communications cable(s) not securely connected.
  • Incorrect device selected.
  • No power to target system.
  • Device pins connected incorrectly.
  • Driving the flash interface pins with another device.
  • Undefined devices in the JTAG chain.

My advice to you is make sure that MSEL pins are set for Active Serial (AS) configuration and select the device correctly.

 

For your 2nd error:

Make sure your MSEL pins are set correctly. And try to use non-compression configuration file (MSEL[4..0]=00000)

 

 

Thank you.

0 Kudos
Reply