- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Team,
This post is regarding eCPRI and ORAN ip cores integration.
I am trying to integrate eCPRI and ORAN ip cores in Arria10 FPGA. it will be of great help if you guys could share any integration/paring documentation for above mentioned ip cores.
Thanks and Regards,
Chandu sri.V
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Chandu,
I am sharing link for example design. The design example allows you to simulate, compile, and test your O-RAN IP instance on various development boards. The design example includes Ethernet IP, eCPRI IP, eCPRI IOPLL, PTP IOPLL, and a test wrapper.
O-RAN Intel® FPGA IP Design Example User Guide
Thank you
Kshitij Goel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Chandu,
As We do not receive any response from you to the previous reply that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.
Thank you.
Kshitij Goel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Does ORAN IP supports S/M-plane processing of ECPRI and ORAN????
How PTP synchronization happens with the Grand master with ORAN IP core???
Seperate PTP slave module has to be there? or ORAN IP inbuilt any PTP support is there Please clarify ???
In document, i=Only C/U plane processing is supported by ORAN IP, what about S-plane PTP sync info??
Please clarify.
Thankyou,
Hari.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page