FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4956 Discussions

full constraints file for the Arria 10 PAC

druva1
New Contributor I
201 Views

Hi,

I have in my pc (windows) an Arria 10 PAC. I would like to program it with Quartus Prime Pro as a normal FPGA and not use the Acceleration Stack for Intel or AFU.

I am searching for the full constraints file for the board and the pinout (clocks and PCIe ports location) of the board so I can test a small PCIe example.

I appreciate the help, thanks.

 

 

0 Kudos
1 Solution
druva1
New Contributor I
154 Views
2 Replies
EricMunYew_C_Intel
Moderator
157 Views

Hi, the info you request is not available and it is confidential, as the Arria 10 PAC card is created for acceleration platform and flow.


druva1
New Contributor I
155 Views
Reply