FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6098 Discussions

getting data reverse in msgdma s2mm in agilex

madhan_m
Beginner
451 Views

hi,

I am using stream to memory mapped msgdma in agilex board data is streaming to dma correctly but when writing to memory it is writing in reverse refer the pic

going to stream correctly (1EFEC1DCh) but when writing to memory mapped writing as (DCC1FE1Eh)

 

 

 

madhan_m_2-1666960550700.png

madhan_m_3-1666960627969.png

 

0 Kudos
3 Replies
EBERLAZARE_I_Intel
403 Views

Hi,


Can you share your .qsys file?


0 Kudos
EBERLAZARE_I_Intel
385 Views
0 Kudos
EBERLAZARE_I_Intel
362 Views

Hi,


As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply