FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5892 Discussions

how to use GPIOs in ddr3l bank

XG_Kang
Novice
540 Views

If one IO bank is assigned to DDR3L controller whose logic level is SSTL-135 Class I, how the unused gpio can be used? what logic level should assigned to those gpio?

0 Kudos
1 Solution
ShafiqY_Intel
Employee
478 Views

Hi XG_Kang,

 

May I know how you're implementing the controller, is it soft or hard?
As mentioned above, if it is hard, you may not be able to use other pins in that I/O bank as GPIO

 

Regards,
Matt

View solution in original post

0 Kudos
3 Replies
sstrell
Honored Contributor III
528 Views

It depends on the target device family and how you're implementing the controller: soft or hard?  If it's hardened, like in newer devices, you may not even be able to use the other pins in the I/O bank as GPIO.  What's your target device?

#iwork4intel

0 Kudos
XG_Kang
Novice
518 Views
0 Kudos
ShafiqY_Intel
Employee
479 Views

Hi XG_Kang,

 

May I know how you're implementing the controller, is it soft or hard?
As mentioned above, if it is hard, you may not be able to use other pins in that I/O bank as GPIO

 

Regards,
Matt

0 Kudos
Reply