FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5784 Discussions

how to use MAX V IO MUX CPLD on Arria 10 SoC Development Kit?

LBai1
Beginner
‎12-08-2018 12:32 AM
1,390 Views

This question may be silly but it indeed confuses me a lot.

From the user guide, I know this CPLD is used for IO MUX.

But I am quite confused how can I use it? Actually I am testing the FMC-HDMI board from terasic. I was asked to update the .sof file for IO MUX MAX V CPLD. So I really want to know about this.

Thank you in advance.

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎12-10-2018 04:00 AM
250 Views

​Hi,

 

You can get the latest POF file for the Max V IO MUX CPLD from the installation kit that you can found from https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/arria-10-soc-development-kit.html.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.