FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

lwh2f

User1580871742356367
189 Views

I'm trying on arria 10 SoC GHRD and like to add a register block on FPGA side to LW AXI4 interface for control and status. 

There is hps_lw_axi_master connected to SYS ID, PIO etc. 

How would my fpga register-block connected to this interface. Thanks. 

0 Kudos
3 Replies
sstrell
Honored Contributor III
181 Views

Are you asking how to create a custom component and connect it to the lightweight bridge?  The Platform Designer user guide discusses this and this training goes into detail on the process:

https://www.intel.com/content/www/us/en/programmable/support/training/course/oqsys3000.html

#iwork4intel

EBERLAZARE_I_Intel
172 Views
User1580871742356367
169 Views
Reply