FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

port design from Nios II Cyclone II kit to DE2

Altera_Forum
Honored Contributor II
‎11-01-2009 08:54 AM
985 Views

Hi, 

 

I have a sample design meant for the Nios II Cyclone II board. The good news is, I found out that the design is can be supported in DE2 as well. 

 

The problem is: how do I change the pin assignments from that of Nios II Cyclone II board to that of a DE2 board? It is quite confusing. 

 

Could anyone show me how?
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-12-2010 06:42 PM
362 Views

hello 

please ,that there some one know how we can read data from a Flash memory or SRAM to execute an algorithm as Nios II? 

best regards
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.