FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5915 Discussions

quartusII filter seems stop!~

Altera_Forum
Honored Contributor II
‎12-28-2010 11:44 AM
900 Views

hi: 

 

I want to ask a question: 

how to make quartusII compiles faster (how to set quartusII setting) ,the quartusII attarhment is given. 

the project has compiled almostly one hour and seems stop. 

 

thanks ~
Preview file
586 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-29-2010 04:15 AM
248 Views

I used incremental compilation,set signaltapII to a logiclock region,then quartusII can conpile faster~

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.