FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

quartusII filter seems stop!~

Altera_Forum
Honored Contributor II
772 Views

hi: 

 

I want to ask a question: 

how to make quartusII compiles faster (how to set quartusII setting) ,the quartusII attarhment is given. 

the project has compiled almostly one hour and seems stop. 

 

thanks ~
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
120 Views

I used incremental compilation,set signaltapII to a logiclock region,then quartusII can conpile faster~

Reply