FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5931 Discussions

questions about Cyclone V SOC dev kit HPS DDR3 DQ pins

Altera_Forum
Honored Contributor II
‎02-10-2015 10:03 AM
1,239 Views

Hello everyone,  

 

I have a question about the Cyclone V SOC dev kit schematic. On page 14 of C5_SOC_DEVKIT_D2.pdf, DQ pins of DDR3 seem all scrambled, like DQ0 of DDR3 is connected to HPS_DDR3_DQ2, DQ1 of DDR3 is connected to HPS_DDR3_DQ4. Is it supposed to be that way or it is just errors on the schematic? Could anybody here help me out please? 

 

Thanks a lot!! 

 

Eric
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-11-2015 08:24 PM
282 Views

Eric, 

Good question. I had to think about it for a bit until I realized that for data pins on a memory, the order doesn't matter. This is because you should read back the bits in the same order you wrote them, for a particular address. Hopefully that makes sense. So, they look scrambled but the choices were probably made to ease routing. Since the data bit ordering doesn't matter, choose what makes PCB trace routing the easiest for you. Make sense?
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.